Abstract -
I. INTRODUCTION
The field of on-line, out-of-hospital health care and health supervision is constantly expanding. Shorter or no hospital time for patients could yield large economical savings, hence the area receives attention both in medical and technical conferences and journals. Advances in technology and miniaturization of electronics have increased the number of portable, battery-operated equipment available. This is also the case for electrocardiographic (ECG) systems, making them available not only for clinical use but also for monitoring in sports or other activities.
This type of ambulatory ECG equipment is defined in the standard IEC60601-2-47 [1] , which among others sets the performance requirements on this equipment. The required bandwidth of the ECG sensor is low. At the same time, the maximal signal amplitude is 6 mV with an offset voltage up to ±300 mV. For this reason a high dynamic range is required for this system. Additionally, power consumption is an important constraint for battery operated equipment.
Together with a microcontroller/bluetooth-board (MULLEModule) [2] a wireless demonstrator was realized. The embedded-webserver of the MCU-board allows to transmit the measured data to a bluetooth compatible PDA or via mobile phone to the internet. This paper describes the system integration of a sigma-delta (ΣΔ) modulator together with a preamplifier and a digital filter. The design of these parts is explained in section II. The layout is presented in the third section and finally measurement results are shown and discussed.
II. SYSTEM DESIGN
The ECG IC is designed for ambulatory recordings, like 24-hour ECG or wireless monitoring. The block diagram is shown in Fig. 1 . The ASIC includes three channels that are equipped with a low noise, low power preamplifier to record a three lead Goldberger ECG. A fourth channel is included for additional measurements. All of them are realized in a single ended structure to keep the power consumption low. The output of the digitally filtered data is done serially.
The IEC60601-2-47 standard claims the following specifications for the system design:
• Noise: Input referred noise should not exceed 50 μV pp .
• Frequency response: A bandpass characteristic with passband between 0.67 Hz and 40 Hz is needed.
• Resolution: The measurement of a 10 Hz, 50 μV pp signal should be possible.
• Input dynamic range: A 6 mV pp signal shall be measured with offsets up to ±300 mV.
• Input resistance: The input resistance should be higher than 10 MΩ. The main focus of the design is to achieve low power consumption. The design target is to consume less than 1 mW per channel.
A. Preamplifier
The preamplifier design is focused on low power consumption and low noise. In order not to affect the dynamic range of the ΣΔ-modulator a noise level below the quantization noise of the modulator has to be reached. The equivalent noise voltage of the modulator is 7.2 μV rms in the baseband. Furthermore an input resistance of more than 10 MΩ is claimed by the IEC standard. The target preamplification of 3.5 is a tradeoff between the required resolution and offset voltages up to ±300 mV. A basic two stage amplifier with resistive feedback has been chosen to fullfill this requirements. The power consumption for one amplifier is less than 200 μW and the effective noise voltage is less than 7 μV rms up to 6 kHz.
B. ΣΔ-Modulator
Main part in the ECG system is the analog-to-digital conversion, which is decisive for the performance of the equipment. The combination of high resolution, low bandwidth, and low power consumption is well suited to be implemented in a ΣΔ-modulator.
The AD-converter is implemented as a first-order, 3-bit sigma-delta modulator with an oversampling ratio of 512. A test chip had shown that the single ended design achieves a dynamic range of 15 bits for signal offsets up to ±1.2V [3] . The measured power consumption for one single modulator is 60 μW for a supply voltage of 2.4 V. A system level schematic of the Sigma-Delta Modulator is shown in Fig. 2 .
The integrator with multibit feedback is built around a single ended operational transconductance amplifier (OTA). The digital analog converter (DAC) in the feedback loop is implemented by splitting up the sampling capacitance in 7 equal 600 fF units, Cs1 through Cs7 . Each of these consist of four symmetrically arranged 150 fF capacitors.
Power consumption is a key factor in the choice of topology for the A/D converter. A charge transfer comparator (CTC) has been chosen, because the circuit consumes no static power, and uses very low power consumption for low frequencies. 
exceeding the device matching of a CMOS technology this problem must be addressed. One technique to solve this problem is to use data-weighted averaging (DWA) [3] . The implementation chosen here selects the unit elements used in the D/A conversion sequentially, always starting with the next unused element. Ideally, this translates mismatch into high frequency noise. However, when the input to the converter is periodic, the mismatch can translate into tones in the converter baseband spectrum.
C. Filter
The filter consists of five stages with different clock domains, which are generated phase synchronous from one master clock, to reduce the power consumption [4] , [5] . The Filter is designed in VHDL and synthesized with Synopsys Design Compiler. The structure is shown in Fig. 3 .
The filter includes a 512 times decimation. It has a bandpass characteristic with cut-off-frequencies at 0.67 Hz and 40 Hz, with the transfer function shown in Fig 4. As an additional feature it is possible to double the data rate and system clock for 200 Hz recordings, to log the electrocardiogram up to 100 Hz. Using this mode an additional zero is added to the transfer function at 50 Hz to suppress power line interferences. 
D. I/O Interface
A synchronous serial interface with a 256x8 bit SRAM buffer is used for the data output. The buffer can store data sets of 420 ms to enable a block transfer. An interrupt signal is created before transmission to signalize the next transfer and for synchronization control. The output data has an optional resolution of 8 or 16 bits with a data rate of 100 Hz. The transfer of 42 data sets in the 16 bit mode needs only 14 ms which results in a duty cycle of 3.3 %.
III. LAYOUT
The ASIC was fabricated in a 0.35 μm standard 2P4M CMOS process from austriamicrosystems. The chip size is 4.5 mm x 5.5 mm, with a total area of 24.75 mm 2 . A chip photograph is shown in Fig. 5 . 
is made by Matlab. For signal analysis in frequency domain the output data length were reduced to 1024 words.
The SNDR of different amplitudes is shown in Fig 6. A sinusoidal signal with a frequency of 10 Hz is used as input. The maximal SNDR is 70 dB with an input signal of 132 mV pp .
The output spectrum generated by an 10 Hz sinusoidal input signal with an amplitude of 50 μV pp is shown in Fig. 7 . The SNDR of this signal is 2.52 dB leading to an equivalent noise voltage of 13.2 μV rms . A SNDR of 43.4 dB is necessary to reach a step size of 50 μV with an input signal of 6 mV pp , as it is required by the IEC standard. The measurement results show that the SNDR is slightly below the requested value. The starcoupled resistors typical used in a Goldberger measurement scheme to generate a common reference voltage are integrated [7] . The small current flowing through these resistors produces a voltage drop across the ESD protection resistors inside of the pads. This voltage drop results in a reduced amplification of the input signal and a lower SNDR as estimated. The measured amplification is two. Fig. 9 shows the pass band attenuation of the system normalized with a 10 Hz signal. A recorded ECG signal is shown in Fig. 10 . It was applied with a ECG simulator and shows a typical curve progression measured between the common reference and the left leg. The main characteristics of the circuit are listed in Table I . V. CONCLUSIONS AND FURTHER WORK The design of an integrated ECG measuring system is presented. The implementation of several parts of the system with a 0.35 μm 2P4M CMOS process are shown and measurement results are discussed.
The requirements given by the IEC60601-2-47 standard for ambulatory ECG equipment are met, except of a step size of 50 μV with an input signal of 6 mV pp . To solve this problem the starcoupled resistors, which generate a common reference voltage, will be merged with the feedback network of the preamplifiers in next versions of the ASIC.
The very low power consumption is the unique selling point of this integrated circuit including ADC and filter in the field of single-chip ECG measuring systems with minimal external components.
